



- 1<ZGPI1
- 2<RESET_N
- 3<SENSE
- 4-GND
- 5-VCC
- 6<JP1/SA23
- 7>ZLED2
- 8<ZDIN
- 9<SEREN_N
- 10>ZLED_1
- 11<ZACK
- 12>ZCLK
- 13>ZRST
- 14<ZGPI0

- LPTBASE (378)

D0..D3 - POWER
D4 - RST OUT
D5 - ACK OUT
D6 - DRIVER EN
D7 - CLK OUT
- LPTBASE + 1 (379)

D0:D2 - NC
D3 - PWR GOOD (ERR-)
D4 - RST IN (SLCT)
D5 - DATA IN (PE)
D6 - LED2 (ACK-)
D7 - CLK_IN (BUSY-)
- LPTBASE +2 (37A)

D0 - NC
D1 - DATA OUT (AUTOFD)
D2 - SER EN (INIT-)
D3 - S RST (SLCT)
D4..D7 - NC

CONFIDENTIAL INFORMATION Reproduction is strictly forbidden without written permission of the company		1052 Elwell Court Palo Alto, CA, 94303 (650) 965-3800		
APPROVALS		Date		Title
Drawn Kaïdo & Andrus				ZTAG PROGRAMMER
Checked		Size B	Document nr 90040306-02	ZF nr <ZF NR>
Designed by ARTEC Design Group, Ltd.		Date: Wednesday, October 25, 2000	Sheet 1	of 1
		Rev 6		